entity
is
port
in
out
inout
std_logic_vector
std_logic
to
downto
attribute
of
end
begin
architecture
use
library